PATENT ABSTRACTS OF JAPAN

(11)Publication number:

08-168239

(43) Date of publication of application: 25.06.1996

(51)Int.CI.

HO2M 3/155 HO2M 1/08

(21)Application number : **06-310732**

(71)Applicant: NEC CORP

(22)Date of filing:


14.12.1994

(72)Inventor: YOSHIDA SADAHITO

(54) CONTROL CIRCUIT FOR ZERO-VOLT SWITCH PULSE WIDTH MODULATION TYPE SWITCHING REGULATOR

(57) Abstract:

PURPOSE: To provide a control circuit which drives two switching elements contained in a zero-voltage switch pulse width modulation (ZVS-PWM) switching regulator. CONSTITUTION: A pulse signal having the duty ratio corresponding to an error voltage and fixed frequency is generated by means of an error amplifier A which detects an error from a reference voltage Vref, triangular wave oscillator OSC, and comparator K. An inverter INV, flip flops FF1 and FF2, integration circuits INT1 and INT2, and exclusive OR circuits EX1 and EX2 generate the drive signals of two switching elements Q1 and Q1 based on the pulse signal. By using such a circuit configuration, the switching elements Q1 and Q2 are alternately turned on with a fixed dead time in between.



LEGAL STATUS

[Date of request for examination]

14.12.1994

[Date of sending the examiner's decision of rejection]

[Kind of final disposal of application other than the examiner's decision of rejection or



application converted registration]

[Date of final disposal for application]

[Patent number] 2677215

[Date of registration] 25.07.1997

[Number of appeal against examiner's

decision of rejection]

[Date of requesting appeal against examiner's

decision of rejection]

[Date of extinction of right]

25.07.2000

Copyright (C); 1998,2003 Japan Patent Office

(19) 日本国特許庁 (JP)

(12) 公開特許公報(A)

(11)特許出願公開發号

特開平8-168239

(43)公開日 平成8年(1986)6月25日


(51) Int.CL ⁶		織別配号	片内整理器号	ΡI	技術表示箇所
H02M	3/155	Q			
	1/08	331 Z			

		1		
(21)出顯番号	特顯平6-310732	(71)出廢人	00000-1237 日本電気株式会社	
(22)出版日	平成6年(1994)12月14日	(72) 宛明者	東京都港区芝五丁目7番1号	日本電気株
		(74)代望人	式会社内 弁理士 岩林 忠	

(54)【発明の名称】 ゼロボルトスイッチパルス幅変調型スイッチングレギュレータの制御回路

(57)【要約】

【目的】ゼロボルトスイッチバルス幅変調(2VS-PWM)型のスイッチングレギュレータに含まれる2つのスイッチ素子Q1,Q1を駆動する副御回路を提供する。【構成】基進電圧V1.1との誤差を検出する誤差増幅器Aと、三角波発振器OSCと、コンバレータドとにより、誤差電圧に応じたデューティ比を有する一定周波数のバルス信号を生成する。このバルス信号に基づき、インバータ INV、フリップフロップFF1、FF1、請分回路 INT1,INT1及び排他的論理和回路 EX1、EX2とによって、2つのスイッチ素子Q1、Q1のそれぞれの駆動信号を生成する。この回路構成により、一定のデッドタイムをはさんで両方のスイッチ素子が交互にオン状態となる。



(2)

【特許請求の範囲】

【請求項1】 ゼロボルトスイッチバルス幅変調型のス イッチングレギュレータの副御に使用される制御回路で あって、

1

前記スイッチングレギュレータの出力電圧信号を入力と し前記出力電圧信号と基準電圧との誤差を検出する誤差 増帽器と、前記誤差の大きさに応じたデューティ比を有 する一定国波数のバルス信号を生成する信号生成回路 と、前記信号生成回路の出力を反転するインバータと、 前記信号生成回路の出力を入力とする第1のフリップフ 10 ロップと、前記インバータの出力を入力とする第2のフ リップフロップと、前記第1のフリップフロップの非反 転出力を所定時間遅延させる第1の遅延回路と、前記第 2のフリップフロップの非反転出力を前記所定時間遅延 させる第2の遅延回路と、前記第1の遅延回路の出力と 前記第2のフリップフロップの非反転出力とを入力とす る第1の緋他的論理和回路と、前記第2の遅延回路の出 力と前記第1のブリッププロップの反転出力とを入力と する第2の排他的論理和回路とを有し.

前記各緋他的論理和回路の出力が前記スイッチングレギ 20 ュレータの各スイッチ素子のオン/オフ制御に使用され るゼロボルトスイッチパルス幅変調型スイッチングレギ ュレータの制御回路。

【請求項2】 前記信号生成回路が、一定周波数の三角 波信号を発生する三角波発振器と、前記誤差増帽器の出 力と前記三角波信号を比較してその結果を出力するコン パレータとによって構成された、請求項1に記載のゼロ ボルトスイッチバルス幅変調型スイッチングレギュレー タの副御回路。

【請求項3】 同一の時定数を有する積分回路によって 30 前記各遅延回路が構成され、前記各排他的論理和回路の 入力のスレッショホルド電圧が同一である請求項 1 また は2 に記載のゼロボルトスイッチバルス幅変調型スイッ チングレギュレータの制御回路。

【発明の詳細な説明】

[0001]

【産業上の利用分野】本発明は、スイッチングレギュレ ータの制御回路に関し、特にゼロボルトスイッチング (ZVS)パルス幅変調(PWM)型のスイッチングレ ギュレータの副御回路に関する。

[0002]

【従来の技術】スイッチングレギュレータは、小型、高 効率の電源として広く使用されており、各種の回路構成 のものが真用化されている。スイッチングレギュレータ では、一般的に、バルス帽変調(PWM:Pulse Width Modulation)によって出力電圧の制御が行なわれてい る。PWM型のスイッチングレギュレータにおいてスイ ッチングノイズを低減するとともにさらなる電力変換効 率の向上を突現する新しい技術として、ゼロボルトスイ ッチング(2VS:Zero Volt Switching)が提唱され 50 【0008】

ている(例えば、原田耕介、二宮保、顧文健、共著: 「スイッチングコンバータの基礎」:コロナ社)。 【① 0 0 3 】図3 (a)は、ゼロボルトスイッチングパル ス帽変調(以下、2VS-PWMと称する)型のスイッ チングレギュレータの基本回路図である。従来の降圧型 のスイッチングレギュレータ回路における転流ダイオー ドを第2のスイッチ素子に取り替えるとともに、 各スイ ッチ素子に並列にそれぞれコンデンサを接続した構成と なっている。

- 【①①04】すなわち、共通接地点と入力繼子T.との 間に入力電源目が接続されるものとして、入力端子下、 と共通接地点との間に、典型的にはパワーMOSトラン ジスタからなる第1及び第2のスイッチ素子Q.,Q.が 直列に接続されており、各スイッチ素子Q、,Qzにはそ れぞれコンデンサC、、C、が並列に接続されている。 各 スイッチ素子Q.,Q.は、それぞれのゲート端子G.,G. に印刻される電圧でオン/オフの制御がなされるもので ある。スイッチ素子Q、とスイッチ素子Q、との接続点に チョークコイルしの一端が接続され、このチョークコイ ルしの他端は出力端子丁ェに接続されている。出力端子 Tzと共通接地点との間にはコンデンサCzが設けられて いる。ここで出力端子下」の弯圧を出力弯圧V。とする。 負荷抵抗Rは、端子丁」と共通接地点との間に接続され

【①①05】番スイッチ素子Q、、Q2の動作タイミング が図3(b)に示されている。2VS-PWM型スイッチ ングレギュレータでは、スイッチ素子Q,,Q,を交互に オンさせるのであるが、その際、両方のスイッチ素子Q 、、Qzがともにオフ状態となる期間(デッドタイム t 。) を設けて各スイッチ素子Q、,Q、でのゼロボルトスイッ チングが実現できるようにし、これにより、スイッチン グノイズを低減させるとともに電力変換効率を向上させ ている。 第1のスイッチ素子Q,のオン時間をしょ. 第2 のスイッチ素子Q,のオフ時間をto. 繰り返し周期をt 。とすると、デッドタイムtaは、ta=ta+2×taを 満足する一定時間である。また、第1のスイッチ素子Q ,のデューティ比D,は、D,=t,/t,であって、t,を 一定に保ちつつこのデューティ比D。を変化させること により、出力電圧V。の制御が行なわれる。

49 [0006]

【発明が解決しようとする課題】2VS-PWM型のス イッチングレギュレータについてはその基本回路構成は 知られているものの、各スイッチ素子を適切に駆動する ための実用的な副御回路はこれまで実現されておらず、 このため、2VS-PWM型スイッチングレギュレータ 自体も実用化されていなかった。

【①①07】本発明の目的は、2VS-PWM型スイッ チングレギュレータの制御回路であって、高精度かつ簡 潔な回路を提供することにある。

(3)

【課題を解決するための手段】本発明のゼロボルトスイ ッチパルス幅変調型スイッチングレギュレータの制御回 踏は、ゼロボルトスイッチバルス幅変調型のスイッチン グレギュレータの制御に使用される制御回路であって、 前記スイッチングレギュレータの出力電圧信号を入力と し前記出力電圧信号と基準電圧との誤差を検出する誤差 増幅器と、前記誤差の大きさに応じたデューティ比を有 する一定周波数のバルス信号を生成する信号生成回路 と、前記信号生成回路の出力を反転するインバータと、 前記信号生成回路の出力を入力とする第1のフリップフ ロップと、前記インバータの出力を入力とする第2のフ リップフロップと、前記第1のフリップフロップの非反 転出力を所定時間遅延させる第1の遅延回路と、前記第 2のブリップフロップの非反転出力を前記所定時間遅延 させる第2の遅延回路と、前記第1の遅延回路の出力と 前記第2のフリップフロップの非反転出力とを入力とす る第1の排他的論理和回路と、前記第2の遅延回路の出 力と前記第1のフリッププロップの反転出力とを入力と する第2の排他的論理和回路とを有し、前記各排他的論 **塑和回路の出力が前記スイッチングレギュレータの各ス** イッチ素子のオン/オフ制御に使用される。

3

【0009】本発明において、信号生成回路は、一定周波数の三角波信号を発生する三角波発振器と、誤差増幅器の出力と三角波信号を比較してその結果を出力するコンパレータとによって構成することができる。また、同一の時定数を育する請分回路によって各遅延回路を構成し、各排他的論理和回路の入力のスレッショホルド電圧が同一であるようにすることができる。

[0010]

【作用】フリップフロップと遅延回路と緋他的論理和回路を2個ずつ使用して、デッドタイムを有する適切な出力が得られるようにしたので、2VS-PWM型スイッチングレギュレータのための高精度の副御回路を簡潔な構成で実現できる。

[0011]

【実施例】次に、本発明の実施例について図面を参照して説明する。図1は本発明の一実施例の2VS-PWM型スイッチングレギュレータの制御回路の構成を示すプロック図であり、図2は図1の制御回路における各点の電圧の変化を示すタイミングチャートである。この制御 40回路は、図3(a)に基本回路図を示す2VS-PWM型スイッチングレギュレータの制御に好ましく使用されるものであって、スイッチングレギュレータの制御に好ましく使用されるものであって、スイッチ素子Q1,Q2の駆動信号を出力する。この駆動信号に基づき、不図示の駆動回路によって各スイッチ素子Q1,Q2のオン/オフ制御が行なわれる。

【①①12】墓準電圧V。ことスイッチングレギュレータの出力電圧V。とを入力とし、これらの間の誤差を検出して増幅する誤差増幅器Aが設けられている。また、

一定の周波数で三角波を発振する三角波発振器OSCが 設けられている。これら誤差増幅器Aの出力と三角波発 振器OSCの出力は、コンパレータKに入力して相互に 比較されるようになっている。さらにこの制御回路に は、コンパレータドの出力が入力してこれを反転するイ ンバータ!NVと、コンパレータKの出力をクロック入 力とする第1のT型フリップフロップFF,と、インバ ータINVの出力をクロック入力とする第2のT型フリ ップフロップFF1と、第1のフリップフロップのFF1 10 の非反転出力Qが入力する第1の補分回路!NT,と. 第2のフリップフロップFF」の非反転出力Qが入力す る第2の補分回路!NTぇと、第1の補分回路!NTュの 出力及び第2のフリップフロップの非反転出力Qを入力 とする第1の排他的論理和回路EX.と、第2の補分回 路INT,の出力及び第1のフリップフロップFF,の反 転出力

[0013] [%1]

ত্

29 を入力とする第2の緋他的論理和回路EX、とを有する。第1の緋他的論理和回路EX、からの出力信号は、 總子 a を介して、スイッチングレギュレータの第1のスイッチ素子Q、(図3参照)の疑助信号となり、同様に 第2の緋他的論理和回路EX、からの出力信号は、總子 bを介して、スイッチ素子Q」の疑動信号となる。 【0014】信分回路INT、INT。は、入力信号を 所定の同一時間だけ遅延させるためのものであり、抵抗 とコンデンサからなるCR型のものであって、同一の時 定数を有する。また緋他的論理和回路EX、EX。は、 入力電圧特性に関し、同一のスレッショホルド電圧を有 する。

【①①15】次に、この副御回路の動作を説明する。誤 差増幅器Aによりスイッチングレギュレータの出力電圧 V。と基準電圧 V。この誤差が増幅され(図2の①を 照)、また、三角波発振器 OSCは一定周波数の三角波を出力する(図2の②を照)。以下の説明から明らかなように、三角波の周期が繰り返し周期 t。となる。コンバレータ Kは、誤差増幅器 Aの出力(図2の②)と三角波発振器 OSCの出力(図2の②)を比較し、図2の③に示されるように、三角波の方の電圧が上回っている期間、論理値"1"を出力し、その他の期間は論理値"0"を出力する。したがって、コンバレータ Kの出力信号のデューティ比は、誤差増幅器 Aで検出された誤差の大きさに対応することになる。

【0016】コンパレータKの出力は、第1のT型フリップフロップFF,のクロック端子CLKに入力するとともに、インバータINVによって反転されて(図2のの参照)、第2のT型フリップフロップFF,のクロック端子CLKに入力する。各フリップフロップFF,、F50 F,がポジティブエッジトリガであるとすると、第1の

(4)

特関平8-168239

6

フリップフロップFF,の非反転出力Qおよび反転出力 【0017】

[外2]

ū

は、それぞれ、図2の**の**及び**9**で示されるようになり、 第2のフリップフロップFF₁の非反転出力Qは図2の **0**で示されるようになる。第1のフリップフロップFF ,の出力と第2のフリップフロップFF₁の出力とは、コンバレータKの出力バルスの幅だけ、すなわち、上述の 誤差の大きさに応じて、時間的にずれている。

【0018】積分回路!NT、!NT,では、フリップ フロップFF, FF, の非反転出力Qが、そのCRの時 定数に応じて積分される。積分回路INT,,INT,の 出力が、図2の個と個にそれぞれ示されている。第1の 緋他的論理和回路EX,は、第1の補分回路INT,の出 力と第2のフリップフロップFF,の非反転出力Qとの 排他的論理和を求めて出力する(図2のa参照)。すな わち、コンパレータKの出力と同様であるが、積分回路 INT、の時定数と排他的論理和回路EX、の入力のスレ ッショホルド電圧で定まる所定の時間だけ、パルスの立 20 上りの時点が遅延している出力が得られる。ここではこ の所定の時間がZVS-PWM型スイッチングレギュレ ータのデッドタイムtaと一致するように、時定数やス レッショボルド電圧を定めるようにしておく。同様に、 第2の緋他的論理和回路EX。は、第2の積分回路!N Tiの出力と第1のフリップフロップFFiの反転出力と の排他的論理和を求めて出力する(図2のり参照)。し たがって、第2の緋他的論理和回路EX。からは、イン バータ!NVの出力と同様であるが、バルスの立上りが デッドタイムも。だけ遅れた出力が得られる。

【①①19】上途したように、デッドタイム t。は、積分回路 i N Ta., I N T。の時定数と排他的論理和回路 E Xa., E X。のスレッショホルド電圧によって決定するので、一定である。繰り返し時間 t。は三角波発振器 O S C の発振周波数で定まるので一定であり、増子 a が"1"である時間 t。はスイッチングレギュレータの出力 | 宮田 V。と基準電圧 V。ととはなる。したがって、 t。 = t。 + 2 × t。 が常に成立する。

2VS-PWM型スイッチングレギュレータの各素子の定数、入力電圧及び所望の出力電圧に応じて繰り返し周期も、やデッドタイムも。を定め、また、誤差増幅器Aのゲインなどを適切に設定し、端子a、bからの出力によってスイッチ素子Q、Q、がそれぞれオンノオフ制御されるようにしておくことにより、この制御回路によって2VS-PWM型スイッチングレギュレータを適切に制御することができることになる。

[0020]

16 【発明の効果】以上説明したように本発明は、フリップフロップと遅延回路と排他的論理和回路などを使用する 部潔な回路構成で、2VS-PWM型スイッチングレギュレータのための高精度の副御回路を構成でき、2VS-PWM型スイッチングレギュレータが容易に実現できるようになるという効果がある。

【図面の簡単な説明】

【図1】本発明の一実施例の2VS-PWM型スイッチングレギュレータの制御回路の構成を示すブロック図である。

20 【図2】図1の制御回路のフローチャートである。 【図3】(a)は2VS-PWM型スイッチングレギュレータの基本回路図、(b)は各スイッチ素子に対する駆動信号を示すタイミングチャートである。

【符号の説明】

A 誤差增帽器

E 入力驾源

EX.,EX, 绯他的論理和回路

FF.FF, フリップフロップ

G. .G. ゲート幾子

3 K コンパレータ

INV インバーダ

OSC 三角液発振器

Q1,Q2 スイッチ素子


T1,T3 端子

R 負荷抵抗

V,.. 基準電圧

特闘平8-168239

(5)



Japanese Patent Application Publication No. 08-168239

* NOTICES *

Japan Patent Office is not responsible for any

damages caused by the use of this translation.

- 1. This document has been translated by computer. So the translation may not reflect the original precisely.
- 2.**** shows the word which can not be translated.
- 3.In the drawings, any words are not translated.

CLAIMS

[Claim(s)]

[Claim 1] It is the control circuit used for control of a switching regulator of a zero bolt switch Pulse-Density-Modulation mold. Error amplifier which considers an output voltage signal of said switching regulator as an input, and detects an error of said output voltage signal and reference voltage, A signal generation circuit which generates a pulse signal of constant frequency which has a duty ratio according to magnitude of said error, An inverter which reverses an output of said signal generation circuit, and the 1st flip-flop which considers an output of said signal generation circuit as an input, The 2nd flip-flop which considers an output of said inverter as an input, and the 1st delay circuit which carries out predetermined time delay of the noninverting output of said 1st flip-flop, A noninverting output of said 2nd flip-flop Said 2nd delay circuit which carries out predetermined time delay, The 1st exclusive "or" circuit which considers an output of said 1st delay circuit, and a noninverting output of said 2nd flip-flop as an input, It has the 2nd exclusive "or" circuit which considers an output of said 2nd delay circuit, and a reversal output of said 1st flip-flop as an input. A control circuit of a zero bolt switch Pulse-Densitv-Modulation mold switching regulator where an output of each of said exclusive "or" circuit is used for ON / off control of each switching device of said switching regulator. [Claim 2] A control circuit of a zero bolt switch Pulse-Density-Modulation mold switching regulator according to claim 1 constituted by comparator which said signal generation circuit compares an output and said chopping sea signal of a chopping sea oscillator which generates a chopping sea signal of constant frequency, and said error amplifier, and outputs the result. [Claim 3] Said each delay circuit is constituted by integrating circuit which has the same time constant, and it is the control circuit of a zero bolt switch Pulse-Density-Modulation mold switching regulator according to claim 1 or 2 with same SURESSHOHORUDO voltage of an input of each of said exclusive "or" circuit.

JP08-168239 Pg 1 of 14

DETAILED DESCRIPTION

[Detailed Description of the Invention]

[0001]

[Industrial Application] Especially this invention relates to the control circuit of the switching regulator of a zero bolt switching (ZVS) Pulse-Density-Modulation (PWM) mold about the control circuit of a switching regulator.

[0002]

[Description of the Prior Art] It is widely used as a power supply small [a switching regulator] and efficient, and the thing of various kinds of circuitry is put in practical use. Generally in the switching regulator, control of output voltage is performed by Pulse Density Modulation (PWM;Pulse Width Modulation). While reducing a switching noise in the switching regulator of an PWM mold, as new technology of realizing improvement in the further power conversion effectiveness, zero bolt switching (ZVS;Zero Volt Switching) is advocated (for example, Kosuke Harada, 2 Miyayasu, ******, collaboration: "the base of a switching converter": Corona Publishing).

[0003] <u>Drawing 3</u> (a) is the basic circuit diagram of the switching regulator of a zero bolt switching Pulse-Density-Modulation (ZVS-PWM is called hereafter) mold. While exchanging the commutation diode in the switching regulator circuit of the conventional pressure-lowering mold to the 2nd switching device, it is each switching device with the configuration of having connected the capacitor to juxtaposition, respectively.

[0004] That is, the 1st and 2nd switching devices Q1 and Q2 which consist of a power MOS transistor typically are connected to the serial between the input terminal T1 and the common-electrical-ground point as that by which input power E is connected between a common-electrical-ground point and an input terminal T1, and capacitors C1 and C2 are connected to each switching devices Q1 and Q2 at juxtaposition, respectively. ON / off control is made on the voltage on which each switching devices Q1 and Q2 are impressed to each gate terminal G1 and G2. The end of a choke coil L is connected at the node of a switching device Q1 and a switching device Q2, and the other end of this choke coil L is connected to the output terminal T2. The capacitor C3 is formed between the output terminal T2 and the common-electrical-ground point. Let voltage of an output terminal T2 be output voltage Vo here. Load resistance R is connected between a terminal T2 and a common-electrical-ground point.

[0005] The timing of each switching devices Q1 and Q2 of operation is shown in drawing 3 (b). In the ZVS-PWM mold switching regulator, although switching devices Q1 and Q2 are made to turn on by turns, in that case, establish the period (dead time td) when both both switching devices Q1 and Q2 will be in an OFF state, and it enables it to realize zero bolt switching by each switching devices Q1 and Q2, and while reducing a switching noise, thereby, power conversion effectiveness is raised. When ta and OFF time amount of the 2nd switching device Q2 are set to tb and a repeat period is set to ts for the ON time amount of the 1st switching device Q1, a dead time td is fixed time amount with which are satisfied of tb=ta+2xtd. Moreover, the duty ratio Da of the 1st switching device Q1 is Da=ta/ts, and control of output voltage Vo is performed by changing this duty ratio Da, keeping td constant.

[Problem(s) to be Solved by the Invention] Although that basic circuitry was known about the switching regulator of a ZVS-PWM mold, the practical control circuit for driving each switching

JP08-168239 Pg 2 of 14

device appropriately was not realized until now, and, for this reason, the ZVS-PWM mold switching regulator itself was not put in practical use.

[0007] The object of this invention is the control circuit of a ZVS-PWM mold switching regulator, and is to offer high degree of accuracy and a brief circuit.

[0008]

[Means for Solving the Problem] A control circuit of a zero bolt switch Pulse-Density-Modulation mold switching regulator of this invention It is the control circuit used for control of a switching regulator of a zero bolt switch Pulse-Density-Modulation mold. Error amplifier which considers an output voltage signal of said switching regulator as an input, and detects an error of said output voltage signal and reference voltage, A signal generation circuit which generates a pulse signal of constant frequency which has a duty ratio according to magnitude of said error, An inverter which reverses an output of said signal generation circuit, and the 1st flipflop which considers an output of said signal generation circuit as an input, The 2nd flip-flop which considers an output of said inverter as an input, and the 1st delay circuit which carries out predetermined time delay of the noninverting output of said 1st flip-flop, A noninverting output of said 2nd flip-flop Said 2nd delay circuit which carries out predetermined time delay, The 1st exclusive "or" circuit which considers an output of said 1st delay circuit, and a noninverting output of said 2nd flip-flop as an input, It has the 2nd exclusive "or" circuit which considers an output of said 2nd delay circuit, and a reversal output of said 1st flip-flop as an input, and an output of each of said exclusive "or" circuit is used for ON / off control of each switching device of said switching regulator.

[0009] In this invention, a chopping sea oscillator which generates a chopping sea signal of constant frequency, and a comparator which compares an output and a chopping sea signal of error amplifier, and outputs the result can constitute a signal generation circuit. moreover, an integrating circuit which has the same time constant -- each delay circuit -- constituting -- SURESSHOHORUDO voltage of an input of each exclusive "or" circuit -- the same -- making . [0010]

[Function] It uses a flip-flop, a delay circuit, and two exclusive "or" circuits at a time, and since the suitable output which has a dead time was obtained, the control circuit of the high degree of accuracy for a ZVS-PWM mold switching regulator is realizable with a brief configuration. [0011]

[Example] Next, the example of this invention is explained with reference to a drawing. <u>Drawing 1</u> is the block diagram showing the configuration of the control circuit of the ZVS-PWM mold switching regulator of one example of this invention, and <u>drawing 2</u> is a timing chart which shows change of the voltage of each point in the control circuit of <u>drawing 1</u>. This control circuit is preferably used for control of the ZVS-PWM mold switching regulator which shows a basic circuit diagram to <u>drawing 3</u> (a), considers output voltage Vo of a switching regulator as an input, and outputs the driving signal of each switching devices Q1 and Q2. Based on this driving signal, ON / off control of each switching devices Q1 and Q2 are performed by the non-illustrated actuation circuit.

[0012] Reference voltage Vref and output voltage Vo of a switching regulator are considered as an input, and the error amplifier A which detects and amplifies the error between these is formed. Moreover, the chopping sea oscillator OSC which oscillates a chopping sea on fixed frequency is formed. The output of these error amplifier A and the output of the chopping sea oscillator OSC are inputted into Comparator K, and are measured mutually. The inverter INV which the output of Comparator K inputs into this control circuit, and furthermore reverses this to it, 1st T mold

JP08-168239 Pg 3 of 14

flip-flop FF 1 which makes the output of Comparator K clocked into 2nd T mold flip-flop FF 2 which makes the output of Inverter INV clocked into The 1st integrating circuit INT 1 which the noninverting output Q of FF1 of the 1st flip-flop inputs The 2nd integrating circuit INT 2 which the noninverting output Q of the 2nd flip-flop FF 2 inputs The output of the 1st exclusive "or" circuit EX1 which considers the output of the 1st integrating circuit INT 1, and the noninverting output Q of the 2nd flip-flop as an input, and the 2nd integrating circuit INT 2, and the reversal output of the 1st flip-flop FF 1 [0013]

[External Character 1]

It has the 2nd exclusive "or" circuit EX2 considered as an input. The output signal from the 1st exclusive "or" circuit EX1 turns into a driving signal of the 1st switching device Q1 (refer to drawing 3) of a switching regulator through Terminal a, and the output signal from the 2nd exclusive "or" circuit EX2 turns into a driving signal of a switching device Q2 through Terminal b similarly.

[0014] Integrating circuits INT1 and INT2 are only for the same predetermined time amount to delay an input signal, are the things of CR mold which consists of resistance and a capacitor, and have the same time constant. Moreover, exclusive "or" circuits EX1 and EX2 have the same SURESSHOHORUDO voltage about an input voltage property.

[0015] Next, actuation of this control circuit is explained. The error of the output voltage Vo of a switching regulator and reference voltage Vref is amplified by the error amplifier A (refer to ** of drawing 2), and the chopping sea oscillator OSC outputs the chopping sea of constant frequency (refer to ** of drawing 2). The period of a chopping sea turns into the repeat period ts so that clearly from the following explanation. As Comparator K measures the output (** of drawing 2) of the error amplifier A, and the output (** of drawing 2) of the chopping sea oscillator OSC and it is shown in ** of drawing 2, the period which the voltage in the direction of a chopping sea has exceeded, and logical-value"1" are outputted, and other periods output logical-value"0." Therefore, the duty ratio of the output signal of Comparator K will be equivalent to the magnitude of the error detected with the error amplifier A.

[0016] It is reversed with Inverter INV (refer to ** of <u>drawing 2</u>), and the output of Comparator K is inputted into the clock terminal CLK of 2nd T mold flip-flop FF 2 while inputting it into the clock terminal CLK of 1st T mold flip-flop FF 1. Supposing each flip-flops FF1 and FF2 are positive edge triggers, it is the noninverting output Q and reversal output [0017] of the 1st flip-flop FF 1.

[External Character 2]

It comes to be shown by **, ** which is $\underline{\text{drawing 2}}$, and **, respectively, and the noninverting output Q of the 2nd flip-flop FF 2 comes to be shown by ** of $\underline{\text{drawing 2}}$. According to the magnitude of the error above-mentioned [the output of the 1st flip-flop FF 1 and the output of the 2nd flip-flop FF 2 / the width of face of the output pulse of Comparator K], it is shifted in time.

[0018] The noninverting output Q of flip-flops FF1 and FF2 integrates integrating circuits INT1 and INT2 according to the time constant of the CR. The output of integrating circuits INT1 and INT2 is shown in ** and ** of drawing 2, respectively. The 1st exclusive "or" circuit EX1 is outputted in quest of the exclusive OR of the output of the 1st integrating circuit INT 1, and the

JP08-168239 Pg 4 of 14

noninverting output Q of the 2nd flip-flop FF 2 (refer to a of drawing 2). That is, although it is the same as that of the output of Comparator K, only the time constant of an integrating circuit INT 1 and the predetermined time amount which becomes settled on the SURESSHOHORUDO voltage of the input of an exclusive "or" circuit EX1 are acquired for the output by which the event of the standup of a pulse is delayed. Here, a time constant and SURESSHOHORUDO voltage are defined so that this predetermined time amount may be in agreement with the dead time td of a ZVS-PWM mold switching regulator. Similarly, the 2nd exclusive "or" circuit EX2 is outputted in quest of the exclusive OR of the output of the 2nd integrating circuit INT 2, and the reversal output of the 1st flip-flop FF 1 (refer to b of drawing 2). Therefore, although it is the same as that of the output of Inverter INV, the output only the dead time td was behind [output] in the standup of a pulse is obtained from the 2nd exclusive "or" circuit EX2. [0019] As mentioned above, since the time constant of integrating circuits INT1 and INT2 and the SURESSHOHORUDO voltage of exclusive "or" circuits EX1 and EX2 determine a dead time td, it is fixed. The time amount ta whose terminal a it is fixed since repetition time ts becomes settled on the oscillation frequency of the chopping sea oscillator OSC, and is "1" will change according to the error of the output voltage Vo of a switching regulator, and reference voltage Vref. Therefore, tb=ta+2xtd is always materialized. When the repeat period ts and a dead time td are defined according to the constant of each element of a ZVS-PWM mold switching regulator, input voltage, and desired output voltage, and the gain of the error amplifier A etc. is set up appropriately and ON/OFF control of the switching devices Q1 and Q2 is made to be carried out by the output from Terminals a and b, respectively, a ZVS-PWM mold switching regulator can be appropriately controlled by this control circuit. [0020]

[Effect of the Invention] As explained above, this invention is brief circuitry which uses a flipflop, a delay circuit, an exclusive "or" circuit, etc., can constitute the control circuit of the high degree of accuracy for a ZVS-PWM mold switching regulator, and is effective in the ability of a ZVS-PWM mold switching regulator to realize now easily.

JP08-168239 Pg 5 of 14

TECHNICAL FIELD

[Industrial Application] Especially this invention relates to the control circuit of the switching regulator of a zero bolt switching (ZVS) Pulse-Density-Modulation (PWM) mold about the control circuit of a switching regulator.

JP08-168239 Pg 6 of 14

PRIOR ART

[Description of the Prior Art] It is widely used as a power supply small [a switching regulator] and efficient, and the thing of various kinds of circuitry is put in practical use. Generally in the switching regulator, control of output voltage is performed by Pulse Density Modulation (PWM;Pulse Width Modulation). While reducing a switching noise in the switching regulator of an PWM mold, as new technology of realizing improvement in the further power conversion effectiveness, zero bolt switching (ZVS;Zero Volt Switching) is advocated (for example, Kosuke Harada, 2 Miyayasu, ******, collaboration: "the base of a switching converter": Corona Publishing).

[0003] <u>Drawing 3</u> (a) is the basic circuit diagram of the switching regulator of a zero bolt switching Pulse-Density-Modulation (ZVS-PWM is called hereafter) mold. While exchanging the commutation diode in the switching regulator circuit of the conventional pressure-lowering mold to the 2nd switching device, it is each switching device with the configuration of having connected the capacitor to juxtaposition, respectively.

[0004] That is, the 1st and 2nd switching devices Q1 and Q2 which consist of a power MOS transistor typically are connected to the serial between the input terminal T1 and the common-electrical-ground point as that by which input power E is connected between a common-electrical-ground point and an input terminal T1, and capacitors C1 and C2 are connected to each switching devices Q1 and Q2 at juxtaposition, respectively. ON / off control is made on the voltage on which each switching devices Q1 and Q2 are impressed to each gate terminal G1 and G2. The end of a choke coil L is connected at the node of a switching device Q1 and a switching device Q2, and the other end of this choke coil L is connected to the output terminal T2. The capacitor C3 is formed between the output terminal T2 and the common-electrical-ground point. Let voltage of an output terminal T2 be output voltage Vo here. Load resistance R is connected between a terminal T2 and a common-electrical-ground point.

[0005] The timing of each switching devices Q1 and Q2 of operation is shown in drawing 3 (b). In the ZVS-PWM mold switching regulator, although switching devices Q1 and Q2 are made to turn on by turns, in that case, establish the period (dead time td) when both both switching devices Q1 and Q2 will be in an OFF state, and it enables it to realize zero bolt switching by each switching devices Q1 and Q2, and while reducing a switching noise, thereby, power conversion effectiveness is raised. When ta and OFF time amount of the 2nd switching device Q2 are set to tb and a repeat period is set to ts for the ON time amount of the 1st switching device Q1, a dead time td is fixed time amount with which are satisfied of tb=ta+2xtd. Moreover, the duty ratio Da of the 1st switching device Q1 is Da=ta/ts, and control of output voltage Vo is performed by changing this duty ratio Da, keeping td constant.

JP08-168239 Pg 7 of 14

EFFECT OF THE INVENTION

[Effect of the Invention] As explained above, this invention is brief circuitry which uses a flip-flop, a delay circuit, an exclusive "or" circuit, etc., can constitute the control circuit of the high degree of accuracy for a ZVS-PWM mold switching regulator, and is effective in the ability of a ZVS-PWM mold switching regulator to realize now easily.

JP08-168239 Pg 8 of 14

TECHNICAL PROBLEM

[Problem(s) to be Solved by the Invention] Although that basic circuitry was known about the switching regulator of a ZVS-PWM mold, the practical control circuit for driving each switching device appropriately was not realized until now, and, for this reason, the ZVS-PWM mold switching regulator itself was not put in practical use.

[0007] The object of this invention is the control circuit of a ZVS-PWM mold switching regulator, and is to offer high degree of accuracy and a brief circuit.
[0008]

JP08-168239 Pg 9 of 14

MEANS

[Means for Solving the Problem] A control circuit of a zero bolt switch Pulse-Density-Modulation mold switching regulator of this invention It is the control circuit used for control of a switching regulator of a zero bolt switch Pulse-Density-Modulation mold. Error amplifier which considers an output voltage signal of said switching regulator as an input, and detects an error of said output voltage signal and reference voltage, A signal generation circuit which generates a pulse signal of constant frequency which has a duty ratio according to magnitude of said error. An inverter which reverses an output of said signal generation circuit, and the 1st flipflop which considers an output of said signal generation circuit as an input, The 2nd flip-flop which considers an output of said inverter as an input, and the 1st delay circuit which carries out predetermined time delay of the noninverting output of said 1st flip-flop, A noninverting output of said 2nd flip-flop Said 2nd delay circuit which carries out predetermined time delay, The 1st exclusive "or" circuit which considers an output of said 1st delay circuit, and a noninverting output of said 2nd flip-flop as an input, It has the 2nd exclusive "or" circuit which considers an output of said 2nd delay circuit, and a reversal output of said 1st flip-flop as an input, and an output of each of said exclusive "or" circuit is used for ON / off control of each switching device of said switching regulator.

[0009] In this invention, a chopping sea oscillator which generates a chopping sea signal of constant frequency, and a comparator which compares an output and a chopping sea signal of error amplifier, and outputs the result can constitute a signal generation circuit. moreover, an integrating circuit which has the same time constant -- each delay circuit -- constituting -- SURESSHOHORUDO voltage of an input of each exclusive "or" circuit -- the same -- making.

JP08-168239 Pg 10 of 14

OPERATION

[Function] It uses a flip-flop, a delay circuit, and two exclusive "or" circuits at a time, and since the suitable output which has a dead time was obtained, the control circuit of the high degree of accuracy for a ZVS-PWM mold switching regulator is realizable with a brief configuration.

JP08-168239 Pg 11 of 14

EXAMPLE

[Example] Next, the example of this invention is explained with reference to a drawing. <u>Drawing 1</u> is the block diagram showing the configuration of the control circuit of the ZVS-PWM mold switching regulator of one example of this invention, and <u>drawing 2</u> is a timing chart which shows change of the voltage of each point in the control circuit of <u>drawing 1</u>. This control circuit is preferably used for control of the ZVS-PWM mold switching regulator which shows a basic circuit diagram to <u>drawing 3</u> (a), considers output voltage Vo of a switching regulator as an input, and outputs the driving signal of each switching devices Q1 and Q2. Based on this driving signal, ON / off control of each switching devices Q1 and Q2 are performed by the non-illustrated actuation circuit.

[0012] Reference voltage Vref and output voltage Vo of a switching regulator are considered as an input, and the error amplifier A which detects and amplifies the error between these is formed. Moreover, the chopping sea oscillator OSC which oscillates a chopping sea on fixed frequency is formed. The output of these error amplifier A and the output of the chopping sea oscillator OSC are inputted into Comparator K, and are measured mutually. The inverter INV which the output of Comparator K inputs into this control circuit, and furthermore reverses this to it, 1st T mold flip-flop FF 1 which makes the output of Comparator K clocked into 2nd T mold flip-flop FF 2 which makes the output of Inverter INV clocked into The 1st integrating circuit INT 1 which the noninverting output Q of FF1 of the 1st flip-flop inputs The 2nd integrating circuit INT 2 which the noninverting output Q of the 2nd flip-flop FF 2 inputs The output of the 1st exclusive "or" circuit EX1 which considers the output of the 1st integrating circuit INT 1, and the noninverting output Q of the 2nd flip-flop as an input, and the 2nd integrating circuit INT 2, and the reversal output of the 1st flip-flop FF 1 [0013]

[External Character 1]

It has the 2nd exclusive "or" circuit EX2 considered as an input. The output signal from the 1st exclusive "or" circuit EX1 turns into a driving signal of the 1st switching device Q1 (refer to drawing 3) of a switching regulator through Terminal a, and the output signal from the 2nd exclusive "or" circuit EX2 turns into a driving signal of a switching device Q2 through Terminal b similarly.

[0014] Integrating circuits INT1 and INT2 are only for the same predetermined time amount to delay an input signal, are the things of CR mold which consists of resistance and a capacitor, and have the same time constant. Moreover, exclusive "or" circuits EX1 and EX2 have the same SURESSHOHORUDO voltage about an input voltage property.

[0015] Next, actuation of this control circuit is explained. The error of the output voltage Vo of a switching regulator and reference voltage Vref is amplified by the error amplifier A (refer to ** of drawing 2), and the chopping sea oscillator OSC outputs the chopping sea of constant frequency (refer to ** of drawing 2). The period of a chopping sea turns into the repeat period ts so that clearly from the following explanation. As Comparator K measures the output (** of drawing 2) of the error amplifier A, and the output (** of drawing 2) of the chopping sea oscillator OSC and it is shown in ** of drawing 2, the period which the voltage in the direction of a chopping sea has exceeded, and logical-value"1" are outputted, and other periods output logical-value"0." Therefore, the duty ratio of the output signal of Comparator K will be

JP08-168239 Pg 12 of 14

equivalent to the magnitude of the error detected with the error amplifier A. [0016] It is reversed with Inverter INV (refer to ** of <u>drawing 2</u>), and the output of Comparator K is inputted into the clock terminal CLK of 2nd T mold flip-flop FF 2 while inputting it into the clock terminal CLK of 1st T mold flip-flop FF 1. Supposing each flip-flops FF1 and FF2 are positive edge triggers, it is the noninverting output Q and reversal output [0017] of the 1st flip-flop FF 1.

[External Character 2]

It comes to be shown by **, ** which is <u>drawing 2</u>, and **, respectively, and the noninverting output Q of the 2nd flip-flop FF 2 comes to be shown by ** of <u>drawing 2</u>. According to the magnitude of the error above-mentioned [the output of the 1st flip-flop FF 1 and the output of the 2nd flip-flop FF 2 / the width of face of the output pulse of Comparator K], it is shifted in time.

[0018] The noninverting output Q of flip-flops FF1 and FF2 integrates integrating circuits INT1 and INT2 according to the time constant of the CR. The output of integrating circuits INT1 and INT2 is shown in ** and ** of drawing 2, respectively. The 1st exclusive "or" circuit EX1 is outputted in quest of the exclusive OR of the output of the 1st integrating circuit INT 1, and the noninverting output Q of the 2nd flip-flop FF 2 (refer to a of drawing 2). That is, although it is the same as that of the output of Comparator K, only the time constant of an integrating circuit INT 1 and the predetermined time amount which becomes settled on the SURESSHOHORUDO voltage of the input of an exclusive "or" circuit EX1 are acquired for the output by which the event of the standup of a pulse is delayed. Here, a time constant and SURESSHOHORUDO voltage are defined so that this predetermined time amount may be in agreement with the dead time td of a ZVS-PWM mold switching regulator. Similarly, the 2nd exclusive "or" circuit EX2 is outputted in quest of the exclusive OR of the output of the 2nd integrating circuit INT 2, and the reversal output of the 1st flip-flop FF 1 (refer to b of drawing 2). Therefore, although it is the same as that of the output of Inverter INV, the output only the dead time td was behind [output] in the standup of a pulse is obtained from the 2nd exclusive "or" circuit EX2. [0019] As mentioned above, since the time constant of integrating circuits INT1 and INT2 and the SURESSHOHORUDO voltage of exclusive "or" circuits EX1 and EX2 determine a dead time td, it is fixed. The time amount ta whose terminal a it is fixed since repetition time ts becomes settled on the oscillation frequency of the chopping sea oscillator OSC, and is "1" will change according to the error of the output voltage Vo of a switching regulator, and reference voltage Vref. Therefore, tb=ta+2xtd is always materialized. When the repeat period ts and a dead time td are defined according to the constant of each element of a ZVS-PWM mold switching regulator, input voltage, and desired output voltage, and the gain of the error amplifier A etc. is set up appropriately and ON/OFF control of the switching devices Q1 and Q2 is made to be carried out by the output from Terminals a and b, respectively, a ZVS-PWM mold switching regulator can be appropriately controlled by this control circuit.

JP08-168239 Pg 13 of 14

DESCRIPTION OF DRAWINGS

[Brief Description of the Drawings]

[Drawing 1] It is the block diagram showing the configuration of the control circuit of the ZVS-PWM mold switching regulator of one example of this invention.

[Drawing 2] It is the flow chart of the control circuit of drawing 1.

[Drawing 3] It is the timing chart which shows a driving signal [as opposed to / as opposed to / in (a) / the basic circuit diagram of a ZVS-PWM mold switching regulator / each switching device in (b)].

[Description of Notations]

A Error amplifier

E Input power

EX1, EX2 Exclusive "or" circuit

FF1, FF2 Flip-flop

G1, G2 Gate terminal

K Comparator

INV Inverter

INT1, INT2 Integrating circuit

OSC Chopping sea oscillator

Q1, Q2 Switching device

T1, T2 Terminal

R Load resistance

Vo Output voltage

Vref Reference voltage

JP08-168239 Pg 14 of 14